In this 4-minute video, check out Altera’s 40-nm Stratix IV FPGA demos showcasing 1.5-Gbps LVDS performance and an 8.5-Gbps transceiver operating with excellent signal integrity. You’ll watch eye diagrams demonstrating very low jitter, and how pre-emphasis and equalization improve signal integrity and allow for very long traces.
More Articles
-
Sticking With their Story: Zeno Demonstrates 1T SRAM at Leading Nodes
Let’s face it: We’re addicted to SRAM. It’s big, it’s power-hungry, but it’s fast. And no matter how much we…
-
Bill Godbout Perishes in Northern California’s Camp Fire
People of a certain age, who mindfully lived through the early microcomputer revolution during the first half of the…
-
Costs for Sub-20nm Wafers put Another Nail in Moore’s Law’s Coffin
IC Insights has just published the September Update to The 2018 McClean Report, and one figure (reproduced below) puts…
Leave a Reply
You must be logged in to post a comment.