CHALK TALK – Power Estimation in High-Level DSP Design Flow

·

·

xlnx_new.jpg

chalktalk_ondemand_logo.gif

Want your DSP design to consume less power? Join Amelia Dalton as she talks with Tim Vanevenhoven of Xilinx about new methods for estimating and reducing power consumption in FPGA-based DSP designs 

 

The webcast discusses…

__________________________
 

tim_cropped.jpg

Speaker:  Tim Vanevenhoven is DSP Tools Product Manager, Xilinx.


Comments

Leave a Reply