📧 Subscribe to the EE Journal Daily Newsletter!

Category: EDA

EDA

  • Are Diamonds the Coolest?

    It’s not every day you get to hold a diamond whose size is on the order of inches (or cm, for those of you that…

  • Converging by Construction

    Chip design has always consisted of a series of loops. Do something, check the effects, fix things, check again, and hopefully converge on a solution.…

  • It’s the Details

    A couple of years ago I was stunned to find myself jazzed by batteries. I mean, how mundane can you get? A battery is a…

  • IP Block Verification

    If you design SoCs, then you use IP. Lots of it, probably. From different companies, some perhaps even from your own company. And the good…

  • Simpler CDC Exception Handling

    For static timing analysis, it’s a concept that goes back years. You get a bunch of violations, and then you have to decide which ones…

  • Extreme Compilers for Extreme Architectures

    ACE calls them “extreme architectures.” These are the processors that your mother told you to avoid because they’re just too darn hard to support. You…

  • SystemC HLS Optimizes Power

    Forte occupies what you might call a middle level in logic synthesis. We’ve talked about the positioning before, but a concise way of looking at…

  • More Than Power Structures

    With the multi-domain power beasts being designed into today’s SoCs, it’s easy to miss a detail. Which is why verification is so much more important…

  • Another New Analog Player

    On the heels of BDA’s characterization tool, and consistent with increased activity in the analog space, yet another analog tool company is starting up: G-Analog.…

  • New Process Modeling Mechanism

    Simulation is all about using the simplest possible modeling technique that gives enough accuracy to make the results useful. Simplicity typically speeds up simulation –…