Altera’s 28-nm Cyclone® V and Arria® V SoC FPGAs feature a hard processor system (HPS) containing a microprocessor unit (MPU) with a dual-core ARM® Cortex™-A9 MPCore™ processor, a rich set of peripherals, a multi-port memory controller, and FPGA fabric. The tight integration between the HPS and FPGA fabric supports over 100-Gbps peak bandwidth with integrated data coherency between the processors and the FPGA. The included set of hardened embedded peripherals eliminates the need to implement these functions in programmable logic, leaving more FPGA resources for application-specific custom logic. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP.
More Articles
-
Sticking With their Story: Zeno Demonstrates 1T SRAM at Leading Nodes
Let’s face it: We’re addicted to SRAM. It’s big, it’s power-hungry, but it’s fast. And no matter how much we…
-
Bill Godbout Perishes in Northern California’s Camp Fire
People of a certain age, who mindfully lived through the early microcomputer revolution during the first half of the…
-
Costs for Sub-20nm Wafers put Another Nail in Moore’s Law’s Coffin
IC Insights has just published the September Update to The 2018 McClean Report, and one figure (reproduced below) puts…

Leave a Reply
You must be logged in to post a comment.