Archives: Articles
-
New Module Triples TESEQ Digital Receiver EMC Testing Range to 18 GHz Fully compliant with CISPR 16-1-1 and MIL-STD
TESEQ, a leading developer and provider of instrumentation and systems for EMC emission and immunity testing, now offers a high-performance digital EMC/EMI receiver module that…
-
The MEMS Testing Quagmire
Testing is an unfortunate but important requirement for being in the chip business. Unfortunate because it’s expensive and, well, annoying. Important because no one would…
-
Bashing Bugs
Horrendous quote of the day – “27% of the industry requires 3 or more spins.” This is the headline on a slide from Harry Foster,…
-
Smart Meters and Dumb Users
When I was a kid, the garbage men would come into our backyard. Every week they’d park the big truck out front, hop down from…
-
Silicon Symbiosis
Anyone who watches the programmable logic industry has seen a major resurgence from Lattice Semiconductor over the past couple of years. Just a few years…
-
Magnetic Momentum
We think of logic as an electrical phenomenon. In the past, memory was a magnetic domain, then it shifted to electronic, and, with the further…
-
Optimizing 10-Gbps Backplane Performance on Stratix V FPGAs
With our Transceiver Signal Integrity Development Kit, Stratix V GX Edition and the Transceiver Toolkit tool in Quartus II software, you can easily and efficiently evaluate the…
-
Cheap as Chips?
How do you get from an idea to an ASIC? Classically you shell out multiple dollars for a design tool-chain, and many more dollars for…
-
The Process of FPGA Design Takes Giant Leap Forward With the New Stellar IP Tool from 4DSP
4DSP LLC takes another giant leap forward in simplifying the process of FPGA design by releasing their new Stellar IP tool. Stellar IP is designed…
-
Not Your Father’s JTAG
Before we start – a little word association test. What is the first thing that comes into your mind when I say JTAG? If you…