Archives: News
-
Synopsys New Ultra Low-Power Non-Volatile Memory IP Cuts Power by 90 Percent and Size in Half
MOUNTAIN VIEW, Calif., Nov. 20, 2013 /PRNewswire/ — Highlights: Synopsys DesignWare AEON Multiple-Time Programmable Ultra Low-Power Non-Volatile Memory IP optimized for power- and area-sensitive wireless applications and…
-
Cadence Expands Physically Aware Synthesis in RTL Compiler, Improving Power, Performance and Area for Complex Chips
Highlights: New capabilities in RTL Compiler bring physical considerations earlier in the synthesis process for better quality of results Delivers up to 15 percent improvement…
-
NAG to broaden 64-bit ARMv8-A ecosystem
20 November 2013 – The Numerical Algorithms Group (NAG), the global numerical software and HPC services company, announces a new technical collaboration with ARM® , the world’s leading semiconductor…
