Archives: News
-
Fujitsu Semiconductor Adopts Cadence Chip Planning System for MCU Chips at Its Design Centers Worldwide
SAN JOSE, CA — (Marketwire – May 08, 2012) – “We continue to expand our use of the Cadence Chip Planning System at Fujitsu Semiconductor for…
-
CEA-Leti and III-V lab reports significant results after one year of collaborative research programme
GRENOBLE, France –May 7, 2012 – CEA-Leti and III-V lab, a joint lab of Alcatel-Lucent Bell Labs France, Thales Research and Technology and CEA Leti, today reports…
-
Jasper Design Automation Releases JasperGold® Apps to Solve Tough Challenges and Improve Productivity Throughout the Design and Verification Flow
May 07, 2012 – MOUNTAIN VIEW, CA – Jasper Design Automation, the leading provider of verification solutions based on formal technology, has announced the availability of…
-
Lattice Announces Revolutionary Power Management Architecture
HILLSBORO, OR – MAY 7, 2012 – Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced a scalable, in-system upgradable, star topology power management architecture that can be used across a wide…