Archives: News
-
Jasper Makes Formal Verification Power-Aware With a New Low Power App for Verification of SOCs With Multiple Power Domains
May 14, 2013, MOUNTAIN VIEW, Calif. — Jasper Design Automation, the leading provider of verification solutions based on state-of-the-art formal technology, has announced the availability of…
-
Agilent Technologies, Aldec Present Validating a Digital Signal Processing Algorithm Session at DAC
What: Agilent Technologies and Aldec will present a session on how to validate a digital signal processing algorithm for both floating and fixed point levels.…
-
Cadence Characterization Solution for Complex Multi-Bit Cells Delivers Power and Performance Benefits for Yamaha
SAN JOSE, CA–(Marketwired – May 13, 2013) – Cadence Design Systems (NASDAQ: CDNS) today announced that it helped Yamaha Corporation reduce power consumption for its mobile consumer chips…