Archives: News
-
DFI Group Releases Version 3.1 of Its High-Speed Memory Controller and PHY Interface Specification
SAN JOSE, CA–(Marketwire – May 29, 2012) – The DDR PHY Interface (DFI) Group today released the DFI 3.1 specification, the latest version of the pervasive industry specification…
-
Xtendwave selects EnSilica’s eSi-3200 processor for the receiver IC implementing NIST’s next-generation WWVB atomic timekeeping signal
Wokingham, UK – 29th May 2012. EnSilica, a leading independent provider of IC design services and system solutions, has announced that Xtendwave has licensed its high-performance eSi-3200 32-bit…
-
Flexras Technologies Announces Breakthrough Automatic Partitioning Tool that Boosts FPGA-Based Prototyping Performance by 10X
SAN FRANCISCO, CA– Design Automation Conference (DAC) – May 29, 2012 – Flexras Technologies, an EDA company specializing in partitioning for FPGA-based prototyping, today announced Wasga Compiler, a software tool that boosts…
-
Cadence Announces Updated Design and Verification IP for DDR PHY Interface
SAN JOSE, CA–(Marketwire – May 29, 2012) –Â “As the performance of the processors used in today’s consumer electronics devices improves, so does their need for…
-
NECs CyberWorkBench and Imperas OVP Fast Processor Models Integrated to Expand Hardware-Software Co-Verification Capabilities
OXFORD, United Kingdom, May 22, 2012Â – Imperas today announced that its Open Virtual Platforms (OVP) OVPsim simulator and OVP Fast Processor Models have been integrated…
-
Mentor Graphics and GLOBALFOUNDRIES Collaborate on 20nm Fill Solutions Based on Calibre SmartFill
WILSONVILLE, Ore., May 29, 2012—Mentor Graphics Corporation (NASDAQ: MENT) today announced that GLOBALFOUNDRIES will use the SmartFill facilities of the Calibre® YieldEnhancer product to enable…